RESEARCH ARTICLE

OPEN ACCESS

Design of Low Power & High Speed Comparator with 0.18µm Technology for ADC Application

Rohit Mongre¹, R. C. Gurjar²

¹Department of Electronics & Instrumentation Engineering, Shri G S Institute of Technology & Science, 23, Park Road, Indore, M.P., India – 452003

²Electronics & Instrumentation Engineering Department, Shri G S Institute of Technology & Science, 23, Park Road, Indore, M.P., India – 452003

Abstract

In Analog to Digital Converter (ADC), high speed comparator influences the overall performance of ADC directly. This paper presents the high speed & low power design of a CMOS comparator. Schematic design of this comparator is fabricated in a $0.18\mu m$ UMC Technology with 1.8V power supply and simulated in cadence Virtuoso. Simulation results are presented and it shows that this design can work under high speed of 0.8108 GHz. The design has a low offset voltage, low power dissipation $108.0318\mu w$. In addition we have verified present results with schematic view design and also compared these results with earlier reported work and got improvement in this reported work.

Index Terms – Preamplifier based Comparator, dynamic comparator, dynamic comparator with positive feedback, Dynamic comparator with positive feedback PMOS as switch, low power, low offset, high speed, low noise, A/D Converter.

I. INTRODUCTION

The fast growing electronics industry is pushing towards high speed low power analog to digital converters. Comparator is electronic devices which are mainly used in Analog to Digital converter (ADC). In ADC they are used for quantization process, and are mainly responsible for the delay produced and power consumed by an ADC. A high speed low power comparator is required to satisfy the future demands The Comparators are used in analogto-digital converters (ADCs), data transmission applications, switching power regulators and many other applications. The voltages that appear at the inputs are compared by the comparator that produces a binary output which represents a difference between them. They are critical components in analog-to-digital converters. Designing high-speed comparators becomes more challenging when working with smaller supply voltages. In other words, for a given technology, to attain high speed, transistors with increased width and length values are required to compensate for the reduction of supply voltage, which also means increased chip area and power. So, Transistor width and length are adjusted accordingly.

For minimum power consumption and maximum operating speed. A model for the comparator is developed and discussed, and its functionality is verified by showing a comparison of result obtained for the proposed model and the existing model. The platform used to develop and analyze the existing model Cadence Environment (Virtuoso). The comparator is basically excluded from application to the high speed A/D converters with high resolution owning to its large offset voltage which significantly affects the resolution. As a consequence, the preamplifier based comparator topology in which an amplifier is added before a latched comparator, aiming at achieving small offset voltage and high speed, has been developed . The preamplifier based comparator, which combine of an amplifier and a latch comparator can obtain high speed and low power dissipation. Thus, by considering factors of speed and power dissipation, preamplifier latch comparator is the choice of A/D converters . Block representation of the proposed design of the comparator is shown in Fig. 1. This designed comparator consists of three stages namely input stage, decision stage and output stage. The input stage (pre amplification) amplifies the input signal to improve the comparator sensitivity and isolate the input of the Comparator from switching noise coming from positive feedback stage. The decision circuit is the heart of the comparator and should be capable of discriminating mV level signals and it is used to determine which of the input signals is larger .The final stage is the output stage (post amplification) . The final component in our comparator design is the output buffer or post-amplifier. The main purpose of the output buffer is to convert the output of the decision circuit into a logic signal (i.e., 0 or 5V).



Figure 1. Block diagram of preamplifier based comparator

II. DESIGN SPECIFICATION

A. Clock frequency

The clock frequency "fc" is defined as the reciprocal of the time interval T, as:

$$f_c = 1/\mathrm{T} \tag{1}$$

The clock frequency has to be equal or greater than twice of the frequency bandwidth of analog signals .

B. Power dissipation

The power dissipated by comparator is simply the product of the sum of the current flowing in the current source with power supply voltage. We were primarily considering high speed and low voltage. Dynamic comparator power dissipation resembles that of digital gates, which have a power dissipation given approximately by :

$$p = f c v_{DD}^{2}$$
Where,
(2)

f = output frequency, $V_{DD} =$ supply voltage

C = output capacitance

If a square pulse is applied to the input of the comparator with a period t and frequency f, the average amount of current that the comparator must pull from V_{DD} , recalling the current is being supplied from V_{DD} only when p-channel is on. Notice that the power dissipation is a function of the clock frequency. A great deal of effort is put into reducing the power dissipation in CMOS circuits. One of the major advantages of dynamic logic is its power dissipation.

C. Offset Voltage

The offset of this stage is dependent on both the input amplifiers and the latching stage. Input-offset voltage can be a particularly difficult problem in comparator design. In precision applications, such as high-resolution converters, large input-offset voltages cannot be tolerated. The offset-voltage of the comparator is reduced, using either Input Offset Storage (IOS) or Output Offset Storage (OOS) around the comparator preamplifier. In the IOS configuration, the preamplifier must be stable in the unity feedback configuration. Also, the MOSFETs of the preamplifier must remain in saturation when the offset voltage is stored on the capacitors. For the IOS scheme the input storage capacitance must be much larger than the input capacitance of the preamplifier, so that the storage capacitors do not attenuate the input signals. For the OOS scheme the storage capacitors should be much larger than the input capacitance of the dynamic latch. The total offset voltage of the comparator consists of the sum of both source coupled pairs. The offset of one differential pair has the well-known dependency on the mismatch of the threshold voltage ΔV_T , load resistance ΔR_L and transistor dimensions $\Delta\beta$ and their corresponding average values V_T , R_L , and β .

$$V_{OS} = \Delta V_T + \frac{V_{gs} - V_T}{2} \left(\frac{\Delta R_L}{R_L} + \frac{\Delta \beta}{\beta} \right)$$
(3)

III. DESIGN OF COMPARATORS

Fig.5 presents the schematic view of the proposed design. In this when clock (Clk) is low, the latch comparator is reset, and at this time Clk1 is high, latch-comparator can receive the amplified signal of preamplifier. Fig.2 is a schemetic diagram differential amplifier which amplifies the input signal which enhances the sensitivity of comparator. Fig.3 is schemetic diagram of latch circuit also known as heart of the comparator . Fig.4 is schemetic diagram of output buffer, this part of comparator is needed to amplify the signal coming from latch and to provide enough current for the load



Fig :2



Fig:4 output stage (post amplification).

Preamplification

This circuit is a differential amplifier with active loads. The sizes of NM0 and NM1 are set by considering the diff-amp transconductance and the input resistance. The transconductance sets the gain of the stage, while the input capacitance of the comparator is determined by the size of NM0 and NM1. We will concentrate on speed in the design, and therefore we will set the channel lengths of the MOSFETs to 180nm. (Channel length modulation gives rise to an unwanted offset voltage). Using the sizes given in the schematic, we can relate the input voltages to output currents by

$$i_{o+} = \frac{gm}{2} (v_{+} - v_{-}) + \frac{Iss}{2} = Iss - i_{o-}$$

 $g_m = g_{m1} = g_{m2}$

To further increase the gain of the first stage, we can size up the widths of MOSFETs PM3 and PM4 relative to the widths of PM0 and PM1.

Decision circuit

The decision circuit is the heart of the comparator and should be capable of discriminating mV level signals. We should also be able to design the circuit with some hysteresis for use in rejecting noise on a signal. The circuit uses positive feedback from the cross-gate connection of NM1 and NM2 to increase the gain of the decision element. Let's begin by assuming that *io*+ is much larger than *io*- so that M5 and M7 are ON and NM1 and NM3 are off. We will also assume that β NM0 = β NM3 = β A and β NM1 = β NM2 = β B. Under these circumstances, vois approximately 0V and vo+ is

If we start to increase io- and decrease io+, switching takes place when the drain-source voltage of NM2 is equal to VTHN of NM1. At this point, NM1 starts to take current away from NM0. This decreases the drain-source voltage of NM0 and thus starts to turn NM2 off. If we assume that the maximum value of vo+ or vo- is equal to 2VTHN ,then NM1 and NM2 operate, under steady state $\beta A = \beta 5 = \beta 8$, $\beta B = \beta 6 = \beta 7$.

Conditions, in either cutoff or the triode regions. Under these circumstances, the voltage across NM2 reaches VTHN, and thus NM2 enters the saturation region, when the current through NM2 is

$$i_{o-} = \frac{\beta B}{2} (v_{o+} - V_{THN})^2 = \frac{\beta B}{\beta A} \cdot i_{o+}$$

This is the point at which switching takes place. That is , NM2 shuts off and NM1 turns on. If $\beta A=\beta B$, then switching takes place when the currents *io*+ and *io*- are equal. Unequal βs cause the comparator to exhibit hysteresis. A similar analysis for increasing *io*+ and decreasing *io*- yields a switching point of

$$i_{0+} = \frac{\beta B}{\beta A} \cdot i_{0-}$$
$$+ = \sqrt{\frac{2i_0 + 1}{\beta A}} + V_{\text{THN}}$$

Output Buffer:-

The final component in our comparator design is the output buffer or post-amplifier. The main purpose of the output buffer is to convert the output of the decision circuit into a logic signal (i.e., 0 or 5V). The output buffer should accept a differential input signal and not have slew-rate limitations. The circuit used as an output buffer in our basic comparator design .This circuit is a self-biasing differential amplifier. We can see a problem in connecting the decision circuit directly to the output buffer. The MOSFET NM3 is added in series with the decision circuit to increase the average voltage out of the decision circuit. The size of the MOSFET is somewhat arbitrary. We will set W17/L17 =5 μ m/100nm so that the output of the decision circuit is increased by approximately VTHN

Design I : Proposed Comparator

The complete schematic of the comparator is shown in fig . Here the input Voltage as a ref parameter. And sweep this parameter from 0 to 1.8 V. The reference Voltage as 1 Volt. So as above the Circuit is connected and the wave forms of the Output Voltages of Decision Circuit and Output Buffer are shown in Fig . Here the reference Voltage as 1V.So if the input Voltage is greater than reference Voltage it is giving output Voltage as logic 1.And if the Input Voltage is less than reference Voltage it gives the Output as logic 0.And also the output waveforms are shown. These waveforms are also changing at the reference Voltage.

Transient analysis

To calculate the delay of the comparator Transient analysis is needed. Here I have given input pulse to the one input of the Pre-amplifier. And I have given 500mv DC Voltage to the other end of the Pre-amplifier.

Fig:6 Transient Analysis of Preamplifier based Comparator

Fig:7 Power Dissipation of Preamplifier based Comparator

Design II : DYNAMIC COMPARATOR DESIGN

Rohit Mongre Int. Journal of Engineering Research and Applications ISSN: 2248-9622, Vol. 4, Issue 8(Version 1), August 2014, pp. 146-153

Fig : 9 Transient Analysis of Dynamic Comparator.

Fig:10 Power Dissipation of Dynamic Comparator

Design III: Dynamic comparator with positive feedback

Rohit Mongre Int. Journal of Engineering Research and Applications ISSN: 2248-9622, Vol. 4, Issue 8(Version 1), August 2014, pp. 146-153

Rohit Mongre Int. Journal of Engineering Research and Applications ISSN: 2248-9622, Vol. 4, Issue 8(Version 1), August 2014, pp. 146-153

IV. SIMULATION RESULTS AND DISCUSSION

Finally simulations of the comparator designs is done in cadence virtuoso with 0.18µm UMC Technology . Simulation results are presented including power dissipation, speed and delay. In these designs we have used single power supply i.e. 1.8 V. Through simulation we have obtained parameters of the comparator like power dissipation, clock frequency, time delay . In this work four comparator designs i.e preamplifier based fig:5, dynamic comparator, dynamic comparator with positive feedback, dynamic comparator with positive feedback using PMOS as switch has been simulated to obtain the low power and high speed parameters as it is required for robustness of the A/D converters. simulation results of the comparators are Final shown in Table1 and Table2.

TABLE 1:SIMULATED POWER DISSIPATION OF COMPARATORS.

TYPES OF	TECHNO	POWER	POWER
COMPARAT	LOGY	SUPPLY	DISSIPATI
OR	USED		ON
DESIGN 1	0.18µm	1.8v	108.0318µ
			W
DESIGN II	0.18µm	1.8v	605.57mW
DESIGN III	0.18µm	1.8v	939.879 μW
DESIGN IV	0.18µm	1.8v	939.714 μW

TABLE 2: SIMULATED RESULTS OF COMPARATOR.							
TYPE	Vir	Vif	Vor	Vof	DE	SPEED=	
OF	ps/n	Ps/n	Ps/n	Ps/n	LA	1/dela	
COMP	S	S	s	s	Y	Y	
ARATO						Ghz	
R							
DESIG					1.2	0.8108	
N I	2.77	27.2	3.68	28.7	33		
	77n	22n	64n	801n	3		
	S	S	S	S	ns		
DESIG		27.2	4.07	29.8	1.9	0.515	
N II	2.77	22	52	079	41		
	77n	ns	ns	ns	6		
	S				ns		
DESIG	55.5	20.1	164.	22.0	1.0	0.9782	
N III	555	444	496	799	22		
	ps	ns	ps	ns	2		
					ns		
DESIG	55.5	20.1	156.	22.2	1.1	0.8951	
N IV	555	444	277	280	17		
	ps	ns	ps	ns	1		
					ns		

V. CONCLUSION

In this paper simulation have been done in cadence virtuoso with 0.18µm UMC Technology. Finally simulation results of the comparators are shown in Table1 and Table2. As per the requirement of high speed and low power dissipation, DesignI i.e comparator having power preamplifier based dissipation of $108.0318\mu W$, speed 0.8108 Ghz and delay of 1.2333ns confirms the expected circuit performance.

VI. ACKNOLEGEMENT

This work has been carried out in SMDP VLSI laboratory of the Electronics and Instrumentation Engineering Department of Shri G S Institute of Technology and Science, Indore, India. This SMDP VLSI project is funded by Ministry of Information and Communication Technology, Government of India. Authors are thankful to the Ministry for facilities provided under this project.

REFERENCE

- Wan Rosmaria Wan Ahmad, *Siti Lailatul [1] Mohd Hassan, *Ili Shairah Abdul Halim, *Noor Ezan Abdullah *Ifzuan Mazlan "High Speed with Low Power Folding and Interpolating ADC Using Two Types of Comparator in CMOS 0.18um Technology" 2012 IEEE Symposium on Humanities, Science and Engineering Research
- P. E. Allen, Douglas R. Holberg, "CMOS [2] Analog Circuit Design", Second Edition, Oxford University.

- B. Razavi and B. A. Wooly, "Design [3] Techniques for High-Speed, High Resolution Comparators", IEEE Journal of Solid-State Circuit", Vol. 27, No. 12, pp. 1916-1926, 1992
- [4] Raja Mohd. Noor Hafizi Raja Daud, Mamun Bin Ibne Reaz, and Labonnah Farzana Rahman"Design and Analysis of Low Power and High Speed Dynamic Latch Comparator in 0.18 um CMOS Process" International Journal of Information and Electronics Engineering, Vol. 2, No. 6, November 2012
- [5] Eri Prasetyo*, Dominique Ginhac** Paindavoine*" Michel Design and Implementation a 8 bits Pipeline Analog to Digital Converter in the Technology 0.6 $\Box m$ CMOS Process." Makalah ada di prosiding ISSM05, Paris, 30th September – 1st October 2005
- Christian Jesus B. FA YOMI I, Gordon W. [6] ROBERTS ' and Molianiad SA WAN " A 1-V1 0-bit Rail-to-Rail Successive Approximation Analog-to-Digital Converter in Standard 0.18pm CMOS Technology" 0-7803-6685-9/01/\$10.0002001 EEE
- Jorge R. Fernandes, Manuel M. Silva "A [7] VERY LOW-POWER CMOS PARALLEL A/DCONVERTERFOR **EMBEDDED** APPLICATIONS"0780-8251-X/04/\$17.002004 IEEE
- Paul M. Furth, Member, IEEE, Yen-Chun [8] Tsen, Vishnu B. Kulkarni and Thilak K. Poriyani House Raju Klipsch School of Electrical and Computer Engineering New Mexico State University "On the Design of Low-Power CMOS Comparators with Programmable Hysteresis" 978-1-4244-7773-9/10/\$26.00 ©2010 IEEE
- [9] HeungJun Jeon, Yong-Bin Kim "A CMOS LOW-POWER LOW-OFFSET AND HIGH-SPEED FULLY DYNAMIC LATCHED COMPARATOR" 978-1-4244-6683-2/10/\$26.00 ©2010 IEEE
- [10] Deepak Parashar¹ and Dr.R. S. Gamad² Design of a CMOS Comparator with 0.18µm Technology For ADC Application
- [11] Shubhara Yewale, Radheshyam Gamad "Design of Low Power and High Speed CMOS Comparator for A/D Converter Application "Wireless Engineering and Technology, 2012. 90-95 3. http://dx.doi.org/10.4236/wet.2012.32015 Published Online 2012 April (http://www.SciRP.org/journal/wet)